Welcome!

Apache Authors: Elizabeth White, Pat Romanski, Liz McMillan, Christopher Harrold, Janakiram MSV

News Feed Item

Invionics Unveils VRDM Development Platform for Rapid Deployment of Verific HDL Parsers

Easy-to-Use, Scriptable Interface Reduces Costs, Accelerates Development of Tools, Flows

VANCOUVER, BC -- (Marketwired) -- 05/15/14 -- Invionics, a company providing software to accelerate integrated circuit (IC) development and design automation, today took the wraps off the VRDM Development Platform that layers a rapid development interface on top of Verific's industry-standard, IEEE-compliant SystemVerilog and VHDL parsers.

"VRDM lets designers use the features they expect and languages they know to accelerate their next EDA product or custom tool development," remarks Michiel Ligthart, Verific's president and chief operating officer.

To gain advantage in highly competitive markets, semiconductor and system design companies increasingly are building their own in-house design tools and flows. The VRDM Development Platform reduces costs and accelerates development of these tools and flows by providing a high-level, easy-to-use, scriptable interface to Verific's market-leading parsers.

"We set out to accelerate design tool and flow developments that require Verific's SystemVerilog and VHDL parsers, a market we knew could really benefit from automation," says Dr. Brad Quinton, Invionics' chief executive officer. "Our engineering team has extensive real-world IC design experience coupled with a deep understanding of EDA software development and Verific's parsers, an impeccable background to design the VRDM Development Platform."

VRDM is designed to be intuitive and efficient to designers and computer aided design (CAD) engineers. It can be used to build a variety of design tools and flows, such as static verification, linting, design for test (DFT) insertion, field programmable gate array (FPGA) prototyping pre-processing, power management insertion and more. With an intuitive Python or Tcl application programming interface (API), VRDM enables quick development of high value-add internal tools and utilities. With VRDM knowledge of C++ is not a requirement.

Additional key functionality includes advanced regular expression-based design search, detailed interactive design reporting, an XML export capability and support for the Synopsys Design Constraint (SDC) format.

Verific's software is the front end to electronic design automation (EDA) and FPGA tools for analysis, simulation, verification, synthesis, emulation and test of register transfer level (RTL) designs. Its Parser Platform includes support for SystemVerilog, Verilog, VHDL and UPF, and provides C++ and Perl APIs. Verific's software is distributed as C++ source code and compiles on all 32- and 64-bit Unix, Linux and Windows operating systems.

Availability and Pricing

The VRDM Development Platform is available now from Invionics. Pricing is available upon request.

For more information, visit the Invionics website located at: www.invionics.com.

Invionics and Verific at DAC

Invionics will exhibit the VRDM Development Platform in the Verific booth (#1909) during the 51st Design Automation Conference (DAC) Monday, June 2, through Wednesday, June 4, from 9 a.m. until 6 p.m. at the Moscone Center in San Francisco.

The DAC website is found at: www.dac.com.

About Invionics

Invionics accelerates IC development and design automation. Leveraging hands-on hardware design experience and proven EDA tool development success, its products include IC design tools, hardware IP and EDA development platforms that provide immediate value to semiconductor, system and EDA companies. Invionics also provides experienced custom R&D to extend its products and IP, enabling design teams to quickly implement key functionality and gain competitive advantage for their products. Corporate headquarters is located in Vancouver, British Columbia, Canada. Telephone: (604) 336-3325. Email: [email protected]. Website: www.invionics.com.

About Verific Design Automation

Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides parsers and elaborators for SystemVerilog, Verilog and VHDL. Verific's software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 60,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Email: [email protected]. Website: www.verific.com.

Invionics and Verific Design Automation acknowledge trademarks or registered trademarks of other organizations for their respective products and services.

For more information, contact:
Nanette Collins
Public Relations for Verific
(617) 437-1822
Email Contact

More Stories By Marketwired .

Copyright © 2009 Marketwired. All rights reserved. All the news releases provided by Marketwired are copyrighted. Any forms of copying other than an individual user's personal reference without express written permission is prohibited. Further distribution of these materials is strictly forbidden, including but not limited to, posting, emailing, faxing, archiving in a public database, redistributing via a computer network or in a printed form.

IoT & Smart Cities Stories
To Really Work for Enterprises, MultiCloud Adoption Requires Far Better and Inclusive Cloud Monitoring and Cost Management … But How? Overwhelmingly, even as enterprises have adopted cloud computing and are expanding to multi-cloud computing, IT leaders remain concerned about how to monitor, manage and control costs across hybrid and multi-cloud deployments. It’s clear that traditional IT monitoring and management approaches, designed after all for on-premises data centers, are falling short in ...
We are seeing a major migration of enterprises applications to the cloud. As cloud and business use of real time applications accelerate, legacy networks are no longer able to architecturally support cloud adoption and deliver the performance and security required by highly distributed enterprises. These outdated solutions have become more costly and complicated to implement, install, manage, and maintain.SD-WAN offers unlimited capabilities for accessing the benefits of the cloud and Internet. ...
The deluge of IoT sensor data collected from connected devices and the powerful AI required to make that data actionable are giving rise to a hybrid ecosystem in which cloud, on-prem and edge processes become interweaved. Attendees will learn how emerging composable infrastructure solutions deliver the adaptive architecture needed to manage this new data reality. Machine learning algorithms can better anticipate data storms and automate resources to support surges, including fully scalable GPU-c...
The Founder of NostaLab and a member of the Google Health Advisory Board, John is a unique combination of strategic thinker, marketer and entrepreneur. His career was built on the "science of advertising" combining strategy, creativity and marketing for industry-leading results. Combined with his ability to communicate complicated scientific concepts in a way that consumers and scientists alike can appreciate, John is a sought-after speaker for conferences on the forefront of healthcare science,...
Machine learning has taken residence at our cities' cores and now we can finally have "smart cities." Cities are a collection of buildings made to provide the structure and safety necessary for people to function, create and survive. Buildings are a pool of ever-changing performance data from large automated systems such as heating and cooling to the people that live and work within them. Through machine learning, buildings can optimize performance, reduce costs, and improve occupant comfort by ...
René Bostic is the Technical VP of the IBM Cloud Unit in North America. Enjoying her career with IBM during the modern millennial technological era, she is an expert in cloud computing, DevOps and emerging cloud technologies such as Blockchain. Her strengths and core competencies include a proven record of accomplishments in consensus building at all levels to assess, plan, and implement enterprise and cloud computing solutions. René is a member of the Society of Women Engineers (SWE) and a m...
Poor data quality and analytics drive down business value. In fact, Gartner estimated that the average financial impact of poor data quality on organizations is $9.7 million per year. But bad data is much more than a cost center. By eroding trust in information, analytics and the business decisions based on these, it is a serious impediment to digital transformation.
DXWorldEXPO LLC announced today that Ed Featherston has been named the "Tech Chair" of "FinTechEXPO - New York Blockchain Event" of CloudEXPO's 10-Year Anniversary Event which will take place on November 12-13, 2018 in New York City. CloudEXPO | DXWorldEXPO New York will present keynotes, general sessions, and more than 20 blockchain sessions by leading FinTech experts.
Apps and devices shouldn't stop working when there's limited or no network connectivity. Learn how to bring data stored in a cloud database to the edge of the network (and back again) whenever an Internet connection is available. In his session at 17th Cloud Expo, Ben Perlmutter, a Sales Engineer with IBM Cloudant, demonstrated techniques for replicating cloud databases with devices in order to build offline-first mobile or Internet of Things (IoT) apps that can provide a better, faster user e...
Bill Schmarzo, Tech Chair of "Big Data | Analytics" of upcoming CloudEXPO | DXWorldEXPO New York (November 12-13, 2018, New York City) today announced the outline and schedule of the track. "The track has been designed in experience/degree order," said Schmarzo. "So, that folks who attend the entire track can leave the conference with some of the skills necessary to get their work done when they get back to their offices. It actually ties back to some work that I'm doing at the University of ...